Design and Verification of an Application Specific Integrated Circuit (ASIC)

Senior Project I



Kevin Cao, Whitley Forman, Dhruvit Naik,

Zachary Nelson\* and Julie Swift


\*Team Leader

Dr. Orlando Hernandez and Dr. Larry A. Pearlstein

May 2016

Design and Verification of an Application Specific Integrated Circuit (ASIC)

**Fulfillment Page**



Submitted to the Faculty of the Electrical and Computer Engineering Department

of The College of New Jersey

Written and Researched by:

Kevin Cao

Whitley Forman

Dhruvit Naik

Zachary Nelson

Julie Swift

In partial fulfillment of the Bachelor of Science degree in Electrical and Computer Engineering

**Abstract**

**Keywords:**

**Table of Contents**

List of Tables 4

List of Figures 5

Nomenclature 6

Introduction 7

Team Management 9

Specifications 10

Chapter 1: Background 11

Chapter 2: I2S Interface 13

Chapter 3: Digital Filtering 26

Chapter 4: Register Block 33

Chapter 5: I2C Interface 41

Chapter 6: Budget 55

Chapter 7: Schedule 56

Chapter 8: Conclusion 57

References 58

Appendix A: Project Overview 59

Appendix B: Management 61

Appendix C: Code 81

Appendix D: Test Benches 125

Appendix E: Industry Specifications 125

**List of Tables**

Table 1.1: Comparison of MOSIS Academic Account Types 12

Table 2.1: Interface Signals for I2S Input 16

Table 2.2: Interface Signals for Synchronizer Sub-Module 17

Table 2.3: Interface Signals for Deserializer Sub-Module 18

Table 2.4: Interface Signals for BIST Generator Sub-Module 19

Table 2.5: Interface Signals for Multiplexer Sub-Module 20

Table 2.6: Interface Signals for FIFO Sub-Module 21

Table 2.7: Interface Signals for I2S Output 23

Table 2.8: Interface Signals for Serialize Sub-Module 24

Table 3.1: Interface Signals for Filter 28

Table 3.2: Interface Signals for Filter Finite-State Machine 30

Table 3.3: Interface Signals for Filter Storage Module 32

Table 3.4: Interface Signals for Filter Barrel Shifter Module 32

Table 4.1: Register Mappings 35

Table 5.1: I2C Register Table 46

**List of Figures**

Figure I.1: Process of Designing a System on a Chip 7

Figure 1.1: Multi-Project Wafer 11

Figure 1.2: Top Level Drawing of Chip 11

Figure 2.1: Overall Chip Diagram with I2S Interfaces Highlighted 14

Figure 2.2: I2S Input Block Diagram 15

Figure 2.3: Sample of Deserializer Simulation 18

Figure 2.4: Sample of BIST Generator Simulation 19

Figure 2.5: Sample of FIFO Simulation 21

Figure 2.6: I2S Output Block Diagram 22

Figure 2.7: Sample of Serializer Simulation 25

Figure 3.1: Overall Chip Diagram with Filter Highlighted 27

Figure 3.2: Filter Block Diagram 27

Figure 3.3: Detailed Block Diagram of Filter 29

Figure 3.4: Finite State Machine - States and Transitions 30

Figure 4.1: Overall Chip Diagram with Register Highlighted 33

Figure 4.2: Top Level Interface Design of Register 34

Figure 4.3: The Start of the Test Fixture Simulation 34

Figure 4.4: Bits trig\_i2si\_fifo\_overrun\_clr and trig\_i2so\_fifo\_underrun\_clr are Triggered 39

Figure 5.1: I2C Chip Diagram Highlight 41

Figure 5.2: I2C Full Coefficient Time Load Calculation 42

Figure 5.3: I2C Block Diagram Input 44

Figure 5.4: Open Drain Schematic 44

Figure 5.5: Previous Block Diagram Version 46

Figure 5.6: I2C State Machine Flow Diagram 48

Figure 5.7: I2C Deserializer Block Diagram 49

Figure 5.8: I2C Sequence Block Diagram 50

Figure 5.9: I2C Serializer Block Diagram 51

**Acronyms**

**ASIC**: Application Specific Integrated Chip

**BIST**: Built in Self-Test

**CIF**: Caltech Intermediate Form

**DIP**: Dual in-line package

**EDA**: Electronic Design Automation

**FPGA**: Field Programmable Gate Architecture

**FSM**: Finite-State Machine

**GDSII**: Graphic Data System II

**I2C**: Inter-Integrated Circuit

**I2S**: Integrated Interchip Sound

**IC**: Integrated Circuit

**LSB**: Least Significant Bit

**MEP**: MOSIS Educational Program

**MPW**: Multi-Project Wafer

**MSB**: Most Significant Bit

**OCP**: Open Cavity Plastic

**PCB**: Printed Circuit Board

**RO**: Read Only

**RTL**: Register-Transfer Level

**RTR**: Ready to Receive

**RTS**: Ready to Send

**RW**: Read/Write

**WO**: Write Only

**XFC**: Transfer Complete

**VLSI:** Very Large Scale Integration

**Introduction**

**Specifications**

**General:**

**I2S:**

**Filter:**

**I2C:**

**Register:**

**Chapter 1: Background - Zachary Nelson**

**Chapter 2: I2S Interface - Kevin Cao**

**Chapter 3: Digital Filtering - Dhruvit Naik**

**Chapter 4: Register Block - Julie Swift**

**Chapter 5: I2C Slave Interface - Whitley Forman**

**Chapter 6: Budget - Zachary Nelson**

**Chapter 7: Schedule - Zachary Nelson**

**Chapter 8: Conclusion**

**References**

[1] Mosis.com, ‘About Us’, 2015.[Online]. Available: https://www.mosis.com/what-is-mosis. [Accessed: 11 November 2015].

[2] nxp.com, ‘*I2C-bus specification and user manual - UM10204*’, 2015. [Online]. Available: <http://www.nxp.com/documents/user_manual/UM10204.pdf>. [Accessed: 10 November 2015]

**Appendix A: Biography**

* Kevin Cao
  + Kevin is from Morris Plains, NJ and is a Computer Engineering major who is planning to enter the workforce after graduating at TCNJ. Kevin has interned as a software engineer at LGS Innovations, located in Florham Park, NJ.
* Whitley Forman
  + Whitley is from Ocean Grove, NJ and is an Electrical Engineering major who is continuing his education in the electrical field and will be obtaining his Master Electrician’s license after graduation. He is planning on using his new knowledge and experience with his current business to expand into new ventures.
* Dhruvit Naik
  + A resident of Mount Laurel, NJ, Dhruvit is a senior Computer Engineering major at TCNJ. He plans on entering the workforce after graduation and continuing his education in the coming years. He is the Vice-President of a startup, ThinkSOAS, INC.
* Zachary Nelson
  + From Cream Ridge, NJ, Zachary is a Computer Engineering major who is planning on attending graduate school after graduation. He has experience as a software engineering intern at Teletronics Technology Corporation and an undergraduate student researcher at TCNJ as part of the MUSE program.
* Julie Swift
  + From Robbinsville, NJ Juliann is a Computer Engineering major who is planning on entering the workforce after college. She has experience as a AutoCAD Designer interning at Linearization Technology and a Software Development Life Cycle Analyst interning at Educational Testing Services. She participated in the undergraduate student research program, MUSE, at TCNJ.

**Appendix B: Gantt Chart**

**Appendix C: Financial Budget**

|  |  |  |
| --- | --- | --- |
| **Item** | **Cost** | **Comment** |
| ISE Design Suite 14.7 | $0.00 | Free software |
| CORE 9 University | $0.00 | Vitech’s CORE in the Classroom program |
| Dropbox | $0.00 | Free up to 2GB of storage |
| Git/GitHub Desktop | $0.00 | Free software |
| Microsoft Project 2013 | $0.00 | Free from the Computer Science Department’s DreamSpark Program |
| Mentor Graphics | $0.00 | TCNJ Subscription |
| Linux RedHat Operating System | $0.00 | TCNJ Subscription |
| Nexys 4 Artix-7 FPGA Board | $192.41 | Purchased from Digilent |
| UDA 1380 Board | $20.00 | Needs to be purchased |
| Crystal Oscillators | $20.00 | Needs to be purchased |
| CY8CKIT-050 PSoC 5LP Development Kit | $0.00 | School already owns |
| **Total Budget** | $500.00 |  |
| **Total Costs** | $232.41 |  |
| **End Balance** | $267.59 | Well under-budget |

**Appendix D: Engineering Standards and Realistic Constrainsts Form**

**Appendix E: Realistic Constraints in Design Project**

**Appendix F1: Engineering Standards in Design Project**

**Appendix F2: Three Laws of Marekting**

**Appendix F3: Milestone Resultant Evulation**

**Appendix G: Verilog Code**

**Appendix F: Verilog Test Benchs**